Visible to Intel only — GUID: cah1486005269194
Ixiasoft
Visible to Intel only — GUID: cah1486005269194
Ixiasoft
Example 14— Stratix® 10 MX (–1V, –2V, and –3V parts)
Power Pin Name | Regulator Group | Voltage Level (V) | Supply Tolerance | Power Source | Regulator Sharing | Notes |
---|---|---|---|---|---|---|
VCC | 1 | SmartVID |
±30 mV | Switcher 27 | Share | Source VCC and VCCP from the same regulator, sharing the same voltage plane. |
VCCP | ||||||
VCCERAM | 2 | 0.9 | ±30 mV | Switcher27 | Isolate | Connect the VCCERAM to a dedicated 0.9 V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering. When implementing a filtered supply topology, you must consider the IR drop across the filter. |
VCCPLLDIG_SDM | Filter | |||||
VCCR_GXB[L,R] | 3 | 1.12 | ±20 mV | Switcher27 | Isolate | Connect the VCCR_GXB to a dedicated 1.12 V power supply. The VCCR_GXB and VCCT_GXB voltage supplies can vary depending on whether it is an L-Tile or H-Tile device as well as the channel configuration (non-bonded versus bonded channels) on each tile. For more information about the voltage requirement for your specific use case, refer to the Stratix® 10 Device Datasheet. |
VCCT_GXB[L,R] | 4 | 1.12 | ±20 mV | Switcher27 | Isolate | Connect the VCCT_GXB to a dedicated 1.12 V power supply. The VCCR_GXB and VCCT_GXB voltage supplies can vary depending on whether it is an L-Tile or H-Tile device as well as the channel configuration (non-bonded versus bonded channels) on each tile. For more information about the voltage requirement for your specific use case, refer to the Stratix® 10 Device Datasheet. |
VCCPT | 5 | 1.8 | ±5% 28 | Switcher27 | Share if 1.8 V | You may source VCCPT and VCCBAT from the same regulator. You may connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Stratix® 10 devices. When implementing a filtered supply topology, you must consider the IR drop across the filter. |
VCCBAT | Varies | |||||
VCCH_GXB[L,R] | 1.8 | Filter | ||||
VCCA_PLL | 1.8 | |||||
VCCPLL_SDM | 1.8 | |||||
VCCADC | 1.8 | |||||
VCCM_WORD_(BL,TL) | 6 | 2.5 | ±100 mV | Switcher27 | Isolate | Connect VCCM_WORD_(BL,TL) to a 2.5 V power supply. |
VCCIO_UIB_(BL,TL) | 7 | 1.2 | ±30 mV | Switcher27 | Isolate | Connect VCCIO_UIB_(BL,TL) to a 1.2 V power supply. |
VCCIO_SDM | 8 | 1.8 | ±30 mV | Switcher27 | Share if 1.8 V | You may source VCCIO, VCCIO_SDM, and VCCIO3V from the same regulator if they are at the same 1.8 V voltage level. |
VCCIO | Varies | |||||
VCCIO3V | ||||||
VCCFUSEWR_SDM | 9 | 2.4 | ±50 mV | Switcher27 | Isolate | Connect VCCFUSEWR_SDM to a dedicated 2.4 V power supply if the SDM fuses need to be written. Leave VCCFUSEWR_SDM unconnected or tie it to VCCPT 1.8 V power if the SDM fuses do not need to be written. Do not tie this pin to GND. |
Each board design requires its own power analysis to determine the required power regulators needed to satisfy the specific board design requirements. An example block diagram using the Stratix® 10 MX device is provided in the following figure.