Visible to Intel only — GUID: GUID-66F6B799-4B7B-441D-A6D9-8733A404144A
Visible to Intel only — GUID: GUID-66F6B799-4B7B-441D-A6D9-8733A404144A
Optimization Targets
This section describes the FPGA optimization targets the Intel® oneAPI DPC++/C++ Compiler supports. It covers multiple FPGA performance metrics, such as latency, throughput, and area. The current release supports minimum latency and maximum throughput without area optimization heuristics optimization targets. In future oneAPI releases, Intel plans to add support for more optimization targets.
The manual controls described in the optimization targets that follow are beneficial in overriding one or more of the underlying controls without affecting other underlying controls that the -Xsoptimize=<target> compiler flag implies.