Developer Guide

Intel oneAPI DPC++/C++ Compiler Handbook for Intel FPGAs

ID 785441
Date 5/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Encrypting RTL IP Cores Without Licensing

You can encrypt your RTL IP cores without licensing by using the encrypt_1735 command provided by the Quartus® Prime Pro Edition design suite. The encrypt_1735 command supports the IEEE 1735 v1 encryption standard.

After you have compiled your RTL IP core with the icpx command, encrypt your RTL IP core as follows:

  1. Go to the folder that contains the generated SystemVerilog files. This folder is typically <project_name>.prj/kernel_hdl.
  2. Encrypt all SystemVerilog file in the folder with the the following command:
    encrypt_1735 --quartus --language=systemverilog <filename>
  3. Remove or backup any unencrypted files.
  4. Change the file extension of the encrypted files from .svp to .sv.

The encrypted files can be integrated into a system with Platform Designer. For details, refer to Add an RTL IP Core into a Platform Designer System.

For more information about encryption and the encrypt_1735 command, refer to "Support for the IEEE 1735 Encryption Standard" in Quartus® Prime Pro Edition User Guide: Getting Started