GTS HDMI Intel® FPGA IP Design Example User Guide

Download PDF
ID 823528
Date 3/07/2025
Public
Document Table of Contents
Document Table of Contents x
1. GTS HDMI Intel® FPGA IP Design Example Quick Start Guide for Agilex™ 5 Devices 2. Dual Simplex Mode with the HDMI Simplex IP 3. Design Example Variants 4. Simulation Testbench 5. Document Revision History for the GTS HDMI Intel® FPGA IP Design Example User Guide for Agilex™ 5 Devices
1. GTS HDMI Intel® FPGA IP Design Example Quick Start Guide for Agilex™ 5 Devices x
1.1. Design Description 1.2. Supported HDMI Features 1.3. Software Requirements 1.4. Generating the Design 1.5. Simulating the Design
2. Dual Simplex Mode with the HDMI Simplex IP x
2.1. HDMI RX with Integrated Transceiver 2.2. HDMI TX with Integrated Transceiver 2.3. Requirement for Dual Simplex 2.4. Creating Dual Simplex Groups
2.1. HDMI RX with Integrated Transceiver x
2.1.1. HDMI RX Parameters for Integrated Transceiver Mode
2.2. HDMI TX with Integrated Transceiver x
2.2.1. HDMI TX Parameters for Integrated Transceiver Mode
3. Design Example Variants x
3.1. Agilex™ 5 HDMI RX-TX Retransmit with Integrated Transceiver Design Example Variant 3.2. Agilex™ 5 HDMI RX-TX Retransmit Without Integrated Transceiver Design Example Variant
3.1. Agilex™ 5 HDMI RX-TX Retransmit with Integrated Transceiver Design Example Variant x
3.1.1. HDMI RX-TX Retransmit With Integrated Transceiver Design Parameters 3.1.2. Integrated Transceiver With Dual Simplex Block Diagram 3.1.3. Integrated Transceiver Without Dual Simplex Block Diagram 3.1.4. Agilex™ 5 HDMI RX-TX Retransmit With Integrated Transceiver Design Example Top Level Common Blocks 3.1.5. Agilex™ 5 HDMI RX-TX Retransmit With Integrated Transceiver Design Example Interface Signals
3.2. Agilex™ 5 HDMI RX-TX Retransmit Without Integrated Transceiver Design Example Variant x
3.2.1. HDMI RX-TX Retransmit Without Integrated Transceiver Design Parameters 3.2.2. Non-Integrated Transceiver With Dual Simplex Block Diagram 3.2.3. Non-Integrated Transceiver Without Dual Simplex block diagram 3.2.4. Agilex™ 5 HDMI RX-TX Retransmit Without Integrated Transceiver Design Example Top Level Common Blocks 3.2.5. Agilex™ 5 HDMI RX-TX Retransmit Without Integrated Transceiver Design Example Interface Signals
4. Simulation Testbench x
4.1. Non-Integrated Transceiver Simulation Testbench 4.2. Integrated Transceiver (With Dual Simplex) Simulation Testbench 4.3. Simulation Testbench Parameters 4.4. Simulation Time Benchmark
1. GTS HDMI Intel® FPGA IP Design Example Quick Start Guide for Agilex™ 5 Devices
2. Dual Simplex Mode with the HDMI Simplex IP
3. Design Example Variants
4. Simulation Testbench
5. Document Revision History for the GTS HDMI Intel® FPGA IP Design Example User Guide for Agilex™ 5 Devices

2.1.1. HDMI RX Parameters for Integrated Transceiver Mode

Table 5.  HDMI RX Parameters for Integrated Transceiver Mode

Parameter

Value

Description

DIRECTION

Receiver

Determines the selection for HDMI Simplex RTL

SUPPORT DEEP COLOR

0: No deep color

1: Deep color

Determines if the core can encode deep color formats.

SUPPORT AUXILIARY

0: No AUX

1: AUX

Determines if the auxiliary channel encoding is included.

SUPPORT AUDIO

0: No audio

1: Audio

Determines if the core can encode audio.

PIXELS PER CLOCK

2

Supports 2 symbols per clock for Agilex™ 5 devices.

INCLUDE I2C MASTER/SLAVE

0: Disable

1: Enable

Determines if the I2C target block is included.

INCLUDE I2C IO PADS

0: Disable

1: Enable

Determines if the I/O buffer for the I2C signals is included.

Takes effect only if INCLUDE I2C MASTER/SLAVE parameter is enabled.

INCLUDE EDID RAM

0: Disable

1: Enable

Determines if the EDID RAM block is included.

EDID_RAM_ADDR_WIDTH

8 (Default Value)

Log base 2 of the EDID RAM size.

HDMI21_VARIANT

0: TMDS only

Determines the selection of HDMI variant.

WRAPPER OPTION

1: HDMI and Transceiver

Determines the Transceiver instantiated inside HDMI IP

TRANSCEIVER DATA RATE

0: 5.94G

1: 2.97G

2: 1.485G

3: 0.7425G

4: 0.27G
Determines Static Transceiver Data Rate based on the resolution:
  • 5.94G (VIC97: 4kp60)
  • 2.97G (VIC95: 4kp30)
  • 1.485G (VIC16: 1080p60)
  • 0.7425G (VIC4: 720p60)
  • 0.27G (VIC2: 480p60)
Level Two Title