F-Tile Low Latency 100G Ethernet Intel® FPGA IP Design Example User Guide

ID 815243
Date 4/01/2024
Public

2.6. Hardware Testing

The hardware test project includes a JTAG to Avalon® memory-mapped master that allows interfacing with the IP and packet generator via System Console. A hwtcl library, which is generated alongside the design example, provides basic functionality such as reading and writing status and control registers, printing simple status reports, turning on or off loopback, and packet generation.

To access the IP via System Console, follow these steps:

  1. Program the device.
  2. In the System Console, change the working directory to hwtest. This folder is located under the hardware_test_design folder.
  3. Use the following command to open a connection to the JTAG master:
    source main.tcl
  4. Use reg_read and reg_write to access the registers.
    Examples:
    1. To read register 0x100: reg_read 0x100
    2. To write 0xFF to register 0x100: reg_write 0x100 0xFF