Visible to Intel only — GUID: hoh1708311693681
Ixiasoft
1.1. Directory Structure
1.2. Generating the Design Example
1.3. Command Line IP Generation Flow
1.4. Generating Tile Files
1.5. Simulating the F-Tile Low Latency 100G Ethernet Intel® FPGA IP Design Example Testbench
1.6. Compiling and Configuring the Design Example in Hardware
1.7. Testing the Design Example in Hardware
Visible to Intel only — GUID: hoh1708311693681
Ixiasoft
2.8. Design Example Interface Signals
The F-Tile Low Latency 100G Ethernet testbench is self-contained and does not require you to drive any input signals.
Signal | Direction | Comments |
---|---|---|
clk100 | Input | Drive at 100 MHz. The intent is to drive this input from a 100 MHz oscillator on the board. |
clk_ref | Input | Drive at 156.625 MHz (default), 312.5 MHz, and 322.265625 MHz. |
tx_serial[3:0] | Output | Transceiver PHY output serial data. |
rx_serial[3:0] | Input | Transceiver PHY input serial data. |
qsfp_rstn | Output | Drive to 1'b0. |
qsfp_lowpwr | Output | Drive to 1'b1. |