Triple-Speed Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 813669
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.3.3. Frame Payload Padding

The MAC function inserts padding bytes (0x00) when the payload length does not meet the minimum length required:
  • 46 bytes for basic frames
  • 42 bytes for VLAN tagged frames
  • 38 bytes for stacked VLAN tagged frames