Triple-Speed Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 813669
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.6. 1000BASE-X/SGMII PCS Signals

Figure 42. 1000BASE-X/SGMII PCS Function Signals
Note: The clock enabler signals are present only in SGMII mode.
Table 63.  References
Interface Signal Section
Ten-bit interface TBI Interface Signals
Status LED signals Status LED Control Signals
SERDES control signals SERDES Control Signals