Triple-Speed Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 813669
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.7. 1000BASE-X/SGMII 2XTBI PCS Signals

Figure 44. 1000BASE-X/SGMII 2XTBI PCS Function Signals
Note: The clock enabler signals are present only in SGMII mode.
Table 70.  References
Interface Signal Section
GMII clock signals GMII Clock Signals
GMII signals GMII
MII signals MII
PCS control interface signals PCS Control Interface Signals
SGMII status signals SGMII Status Signals
Status LED signals Status LED Control Signals
SERDES control signals SERDES Control Signals