Intel® Simics® Simulator for Intel® FPGAs: Intel Agilex® 5 E-Series Virtual Platform User Guide

ID 786901
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.1. Intel Agilex® 5 E-Series HPS Intel® Simics® Model Architecture

The Intel Agilex® 5 E-Series HPS Intel® Simics® model architecture follows the same functional subsystem organization as the real hardware. The following subsystems are integrated into the Intel® Simics® model of the Intel Agilex® 5 E-Series HPS:

  • PSS Subsystem
  • APS Subsystem
  • MPFE
  • Bridges between FPGA and HPS
The following block diagram shows how subsystems are organized in the Intel Agilex® 5 E-Series HPS Intel® Simics® model:
Figure 7.  Intel Agilex® 5 E-Series HPS Intel® Simics® Model Subsystems