Visible to Intel only — GUID: yjj1639581910302
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. F-Tile Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives
9. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options ( Quartus® Prime Pro Edition)
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
3.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
6.1. Clock and Reset Signals
6.2. Speed Selection Signal
6.3. Error Correction Signals
6.4. Avalon® Memory-Mapped Interface Programming Signals
6.5. Avalon® Streaming Data Interfaces
6.6. Avalon® Streaming Flow Control Signals
6.7. Avalon® Streaming Status Interface
6.8. PHY-side Interfaces
6.9. IEEE 1588v2 Interfaces
Visible to Intel only — GUID: yjj1639581910302
Ixiasoft
6.7.1. Avalon® Streaming Interface TX Status Signals
Signal | Direction | Width | Description |
---|---|---|---|
avalon_st_txstatus_valid | Out | 1 | When asserted, this signal qualifies the avalon_st_txstatus_data[] and avalon_st_txstatus_error[] signals. |
avalon_st_txstatus_data[] | Out | 40 | Contains information about the TX frame.
This status signal is valid only if the TX frame is valid. For example, bit 35 is not asserted if a pause frame is oversized. |
avalon_st_txstatus_error[] | Out | 7 | When set to 1, the respective bit indicates the following error type in the TX frame:
The error status is invalid when an overflow occurs. |