Visible to Intel only — GUID: cfi1641373543539
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. F-Tile Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives
9. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options ( Quartus® Prime Pro Edition)
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
3.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
6.1. Clock and Reset Signals
6.2. Speed Selection Signal
6.3. Error Correction Signals
6.4. Avalon® Memory-Mapped Interface Programming Signals
6.5. Avalon® Streaming Data Interfaces
6.6. Avalon® Streaming Flow Control Signals
6.7. Avalon® Streaming Status Interface
6.8. PHY-side Interfaces
6.9. IEEE 1588v2 Interfaces
Visible to Intel only — GUID: cfi1641373543539
Ixiasoft
4.5.4.3. Address Check Error
Depending on the frame filtering settings, the MAC may check the Destination Address field (i.e., the 1st to 6th bytes) of a received frame against the following conditions:
- 1 pre-programmed unicast primary MAC address
- Up to 4 supplementary unicast MAC addresses , if the feature is implemented at design-time and is programmed to enable
- Multicast address, if the MAC is programmed to accept multicast data frames
- Broadcast address
- Pause address, i.e. 48'h0180C2800001 (little-endian)
If at least one type of frame filtering is enabled, and the field does not match with the associated expectation, the frame is dropped.