Visible to Intel only — GUID: bkz1647523564880
Ixiasoft
1. Introduction
2. Interface Overview
3. Parameters
4. Designing with the IP Core
5. Block Description
6. Cryptographic IP Data Profiles
7. Configuration Registers
8. Design Example
9. Symmetric Cryptographic Intel FPGA Hard IP User Guide Archives
10. Document Revision History for the Symmetric Cryptographic Intel FPGA Hard IP User Guide
4.1. Installing and Licensing Intel® FPGA IP Cores
4.2. Specifying the IP Core Parameters and Options
4.3. Generated File Structure
4.4. Symmetric Cryptographic IP Core Flow
4.5. Dynamically Disabling SM4 Capability
4.6. Error Handling
4.7. Error Reporting
4.8. Resetting the IP Core
4.9. Channel Definition and Allocation
4.10. Byte Ordering
4.11. AXI-ST Single Packet Mode
4.12. AXI-ST Multiple Packet Mode
Visible to Intel only — GUID: bkz1647523564880
Ixiasoft
4.5. Dynamically Disabling SM4 Capability
In addition to the Intel® Quartus® Prime GUI option, you may follow these steps to dynamically disable the Symmetric Cryptographic IP core's SM4 capability through the control register access:
- Set the sm4_disable signal.
0x00[2] = 1'b1
- Set the cif_latency_pipe bits to 0x34.
0x08[23:16] = 0x34
Follow these steps to dynamically re-enable the Symmetric Cryptographic IP core's SM4 capability:
- Clear the sm4_disable signal.
0x00[2] = 1'b0
- Set the cif_latency_pipe bits to 0x3C.
0x08[23:16] = 0x3C