Visible to Intel only — GUID: rqd1644333393862
Ixiasoft
1. Introduction
2. Interface Overview
3. Parameters
4. Designing with the IP Core
5. Block Description
6. Cryptographic IP Data Profiles
7. Configuration Registers
8. Design Example
9. Symmetric Cryptographic Intel FPGA Hard IP User Guide Archives
10. Document Revision History for the Symmetric Cryptographic Intel FPGA Hard IP User Guide
4.1. Installing and Licensing Intel® FPGA IP Cores
4.2. Specifying the IP Core Parameters and Options
4.3. Generated File Structure
4.4. Symmetric Cryptographic IP Core Flow
4.5. Dynamically Disabling SM4 Capability
4.6. Error Handling
4.7. Error Reporting
4.8. Resetting the IP Core
4.9. Channel Definition and Allocation
4.10. Byte Ordering
4.11. AXI-ST Single Packet Mode
4.12. AXI-ST Multiple Packet Mode
Visible to Intel only — GUID: rqd1644333393862
Ixiasoft
10. Document Revision History for the Symmetric Cryptographic Intel FPGA Hard IP User Guide
Document Version | Intel® Quartus® Prime Version | IP Version | Changes |
---|---|---|---|
2023.10.02 | 23.3 | 1.4.0 | Updated the note in the MAC Security Profile (MACsec) section. |
2023.04.03 | 23.1 | 1.4.0 |
|
2022.12.19 | 22.4 | 1.3.0 |
|
2022.10.31 | 22.3 | 1.2.0 |
|
2022.06.20 | 22.2 | 1.1.1 |
|
2022.04.13 | 22.1 | 1.1.0 | Initial release. |