AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 2/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.2.5. Platform Designer System Integration Tool

Similar to Xilinx* 's Vivado* IP Integration tool, Intel® FPGA provides the Platform Designer System Integration tool (Tools > Platform Designer ).

Features

Platform Designer enables the use of processors (such as the Intel® FPGA Nios® II embedded processor), interfaces to off-chip processors, standard peripherals, IP cores, on-chip memory, off-chip memory, and user-defined logic into a custom system module.

Platform Designer generates a single system module that instantiates these components and automatically generates the necessary interconnect logic to bind them together.

Migration

When migrating from Xilinx* to Intel® FPGA, one of the main differences to consider while creating systems is the standard bus interface:
  • Xilinx* uses AMBA* AXI as the standard bus interface for communication between IPs. Consequently, custom IPs that you build with Vivado* software use the AMBA* 4 AXI protocol.
  • Even though Intel® FPGA uses Avalon® as the standard bus interface, Platform Designer supports multiple AMBA* AXI interfaces. For details about interface support, refer to Intel® Quartus® Prime Pro Edition User Guide: Platform Designer.

Alternatively, Platform Designer makes the migration easier by allowing conversion from Avalon® to AMBA* AXI interface via AMBA* AXI Agents and AMBA* AXI translators.

For more information about system design with Platform Designer and AMBA* AXI Protocol Support in Platform Designer, refer to Intel® Quartus® Prime Pro Edition User Guide: Platform Designer.