Visible to Intel only — GUID: fhu1475828027642
Ixiasoft
1. Quick Start Guide
2. Detailed Description for Stratix® 10 H-tile and L-tile Serial Lite III Streaming Standard Clocking Mode Design Example
3. Detailed Description for Stratix® 10 H-tile and L-tile Serial Lite III Streaming Advanced Clocking Mode Design Example
4. Detailed Description for Stratix® 10 E-tile Serial Lite III Streaming Standard Clocking Mode Design Example
5. Detailed Description for Stratix® 10 E-tile Serial Lite III Streaming Advanced Clocking Mode Design Example
6. Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide Archives
7. Document Revision History for Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: fhu1475828027642
Ixiasoft
3.4. Simulation
The simulation test cases demonstrate continuous streaming of 2000 sample data from the traffic generator to the Serial Lite III Streaming source core and externally loopback to the sink core in advanced clocking mode.
The simulation test case performs the following steps:
- Initialize and configures Serial Lite III Streaming IP core, traffic generator and traffic checker.
- Traffic generator generates data and starts data transmission.
- Logs and display link up status and burst information.
- Traffic checker verifies received data and stop transmission.
- Testbench logs and displays test result and test information.
Figure 27. Sample of Successful Simulation