Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 5/23/2024
Public
Document Table of Contents

4.3. Functional Description

The Stratix® 10 E-tile design examples consist of various components. The following block diagram shows the design components and the top level connections of the design examples.

Figure 32. Design Example for Duplex Core in Standard Clocking Mode