Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 5/23/2024
Public
Document Table of Contents

3.3.1.2. User Clock

The fPLL generates a user clock for sourcing data into the Serial Lite III Streaming IP core.