DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.2.6. Channelization for Four Channels with a Folding Factor of 3

Figure 13. Channelization for Four Channels with a Folding Factor of 3Combines four input channels into two wires (ChanCount = 4, ChanWireCount = 2, ChanCycleCount = 2). In Two wires are required to carry the four channels and the cycle count is two on each wire. DSP Builder distributes the channels evenly on each wire leaving the third time slot as do not care on each wire
Note: The generated Help page for the block shows the input and output data channel format that the FIR or CIC filter use after you have run a Simulink simulation.