DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 5/27/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

16.1.1. Capture Values

The Capture Values block can capture a variable number of signal inputs and supports vector and complex types.

You can add the block anywhere in the Simulink design. The block only supports the .vcd file format. DSP Builder writes this file in the RTL directory and it derives its name from the name given to the block. The specific arrangement of .vcd is based on what ModelSim writes out - i.e. only Boolean wires are used. You can import it into ModelSim using the vcd2wlf tool. The waveforms should match with those generated by the HDL simulation, although you might see an offset because of the Simulink model latency correction.