Visible to Intel only — GUID: jek1482468267177
Ixiasoft
Advantages of Partial Reconfiguration
Scope of This Document
Prerequisites for Using This Document
Partial Reconfiguration Tools and Methods
Arria 10 SoC Partial Reconfiguration Workflow
Partial Reconfiguration Limitations
Creating the PR Example Design
Generating the Example Software Image
Loading Partial Reconfiguration Designs Using Linux
Important Partial Reconfiguration Terminology
Revision History
Qsys Partial Reconfiguration Freeze Logic
Importing the GHRD Project
Add a Partial Reconfiguration Region to the GHRD
Building the Base Revision with the Reconfigurable Design Partition
Synthesizing an Alternate Persona
Implementing the Alternate Persona
Generating the RBF FPGA Image Files
Design Handoff to Software Developer
Visible to Intel only — GUID: jek1482468267177
Ixiasoft
PR Freeze Bridge
A freeze bridge is designed for a specific interface, such as Avalon-MM or AXI. The Intel® partial reconfiguration freeze bridge, provided with the Qsys Pro tools, is shown below. It is an example Avalon-MM freeze bridge.
Figure 3. Partial Reconfiguration Freeze Bridge