Visible to Intel only — GUID: iac1482463192688
Ixiasoft
Advantages of Partial Reconfiguration
Scope of This Document
Prerequisites for Using This Document
Partial Reconfiguration Tools and Methods
Arria 10 SoC Partial Reconfiguration Workflow
Partial Reconfiguration Limitations
Creating the PR Example Design
Generating the Example Software Image
Loading Partial Reconfiguration Designs Using Linux
Important Partial Reconfiguration Terminology
Revision History
Qsys Partial Reconfiguration Freeze Logic
Importing the GHRD Project
Add a Partial Reconfiguration Region to the GHRD
Building the Base Revision with the Reconfigurable Design Partition
Synthesizing an Alternate Persona
Implementing the Alternate Persona
Generating the RBF FPGA Image Files
Design Handoff to Software Developer
Visible to Intel only — GUID: iac1482463192688
Ixiasoft
Knowledge Prerequisites
Implementing a PR design requires understanding of the following subject areas:
- The Quartus Prime Pro compilation flow, especially project revisions
- SoC device capabilities
- The SoC Golden System Reference Design
- Linux device trees and device tree overlays
- Linux drivers
- The SoC boot and configuration flow
Related Information