Visible to Intel only — GUID: mlk1715929727334
Ixiasoft
1. Overview
2. Getting Started
3. Development Kit Setup
4. Board Test System
5. Development Kit Hardware and Configuration
6. Custom Projects for the Development Kit
7. HPS Boot
8. Document Revision History for the Agilex™ 5 FPGA E-Series 065B Modular Development Kit User Guide
A. Development Kit Components
B. Additional Information
Visible to Intel only — GUID: mlk1715929727334
Ixiasoft
4.3.4.3.1.2. The FMC+ Status Tab
Figure 25. The FMC+ Status Tab
The Status Tab displays the following status information during the loopback test:
- PLL Lock: Shows the PLL locked or unlocked state.
- Pattern Sync: Shows the pattern synced or not state. The pattern is considered synced when the start of the data sequence is detected.
- Detail: Shows the PLL lock and pattern sync status of each channel. The number of the error bits of each channel can be found here.
Figure 26. FMC+ Status—PLL and Pattern Status