Visible to Intel only — GUID: viz1715658623782
Ixiasoft
1. Overview
2. Getting Started
3. Development Kit Setup
4. Board Test System
5. Development Kit Hardware and Configuration
6. Custom Projects for the Development Kit
7. HPS Boot
8. Document Revision History for the Agilex™ 5 FPGA E-Series 065B Modular Development Kit User Guide
A. Development Kit Components
B. Additional Information
Visible to Intel only — GUID: viz1715658623782
Ixiasoft
1.2. Feature Summary
- Agilex™ 5 E-Series A5E065X device in 32 mm x 32 mm, 1591B Package
- Dual core Arm* Cortex* -A76, Dual core Arm* Cortex* -A55
- 65K logic elements
- High-voltage I/O (HVIO)-120 (6 banks)
- High-speed I/O (HSIO)-384 (IO96B, 4 banks)
- Low-voltage differential signaling (LVDS)-192 (IO96B)
- Transceivers-24 (6 banks, 4 lane each)
- FPGA configuration:
- 2 Gb flash for Active Serial (AS) x4 configuration mode
- JTAG header for device programming
- Built-in Intel® FPGA Download Cable II for device programming
- Programmable clock sources
- Transceiver (XCVR) interfaces:
- 1A: FPGA mezzanine card (FMC) XCVR Lane 4 to Lane 7 (17 Gbps max)
- 1B: FMC XCVR Lane 0 to Lane 3 (17 Gbps max)
- 1C:
- UX0, UX1: 2.5G Time-sensitive networking (TSN)
- UX2: USB3.1 (on Modular board)
- UX3: SFP28 (10G)
- 4A: DisplayPort (DP) 2.0
- 4B: High-Definition Multimedia Interface (HDMI) 2.1
- 4C: PCIe* Gen 3/4 x4
Note: The ES development kit is installed with –6S speed grade FPGA and only supports up to PCIe* Gen 3.0.
- Memory interfaces:
- 1x 8GB DDR4-1600 (x32 w/o ECC) for fabric I/O memory on Bank 2B
- 1x 8GB DDR4-1600 (x32 with ECC) for fabric I/O memory on Bank 3B
- 1x 8GB DDR4-1600 (x32 with ECC) for HPS processor memory on Bank 3A
- Other interfaces:
- IO48 interface for HPS
- 8 channel MIPI interface to high-speed I/Os (HSIO) bank
- Mechanical
- Modular board: 113 mm x 94 mm x 1.6 mm
- Carrier board: 255 mm x 111 mm x 1.6 mm
- Active heatsink solution for FPGA
- Operating environment:
- Maximum ambient temperature of 0°C–30°C