LVDS SERDES User Guide: Agilex™ 5 FPGAs and SoCs

ID 813929
Date 10/07/2024
Public
Document Table of Contents

4. Agilex™ 5 LVDS SERDES Receiver

The Agilex™ 5 LVDS SERDES receivers are dedicated circuitries.
Dedicated Circuitry and Features of the LVDS SERDES Receiver
Dedicated Circuitry / Feature Description
Differential I/O buffer

Supports I/O standards compatible with LVDS, RSDS, SLVS, Mini-LVDS, and LVPECL:

  • DPA mode—True Differential Signaling and SLVS-400 I/O standards
  • Non-DPA mode—True Differential Signaling I/O standard only
Phase-locked loops (PLLs) Generates different phases of a clock for data synchronizer
Data realignment (bit slip) Inserts bit latencies into serial data
Dynamic phase alignment (DPA) Chooses a phase closest to the phase of the serial data
Synchronizer (FIFO buffer) Compensate for phase differences between the data and the receiver’s input reference clock
On-chip termination (OCT) 100 Ω in True Differential Signaling I/O standards