1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

Download PDF
ID 813667
Date 7/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices 2. Getting Started 3. Functional Description 4. Parameter Settings for 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP 5. Interface Signals 6. Configuration Registers 7. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs Archives 8. Document Revision History for the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices x
1.1. Release Information 1.2. Features 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. Resource Utilization
2. Getting Started x
2.1. Introduction to Intel® FPGA IP 2.2. Installing and Licensing Intel® FPGA IPs 2.3. Specifying the IP Core Parameters and Options 2.4. Generated File Structure 2.5. Simulating Intel® FPGA IPs 2.6. Integrating Your IP Core in Your Design
2.2. Installing and Licensing Intel® FPGA IPs x
2.2.1. Intel® FPGA IP Evaluation Mode
2.6. Integrating Your IP Core in Your Design x
2.6.1. Adding the Agilex™ 5 Reference and System PLL IP
3. Functional Description x
3.1. Architecture 3.2. Clocking and Reset Sequence 3.3. Timing Constraints 3.4. Operation Speed Switching 3.5. USXGMII 3.6. Fmax Requirement
3.2. Clocking and Reset Sequence x
3.2.1. Clocking 3.2.2. Reset Sequence
4. Parameter Settings for 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP x
4.1. Core Configuration 4.2. Analog Parameters
5. Interface Signals x
5.1. Clock Signals 5.2. Reset Signals 5.3. Serial Interface Signals 5.4. Avalon Memory-Mapped Interface Signals 5.5. XGMII Signals 5.6. GMII Signals 5.7. PHY Status Signals 5.8. Transceiver Mode and Operating Speed Signals 5.9. Transceiver Status and Reconfiguration Signals 5.10. GTS Reset Sequencer Signals 5.11. Dynamic Reconfiguration SRC Signals
6. Configuration Registers x
6.1. Register Map 6.2. PHY Registers
1. About the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP for Agilex™ 5 Devices
2. Getting Started
3. Functional Description
4. Parameter Settings for 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP
5. Interface Signals
6. Configuration Registers
7. 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs Archives
8. Document Revision History for the 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

3.3. Timing Constraints

Table 10.  Timing Constraints
PHY Configuration Constrain PHY for
2.5G (MGBASE-T) 2.5G datapath
1G/2.5G (MGBASE-T) 2.5G datapath
10M/100M/1G/2.5G/5G/10G (USXGMII) 10G datapath
10M/100M/1G/2.5G (MGBASE-T, SGMII) 2.5G datapath
Apply the following constraints to the .sdc files when you enable the ENABLE_GMII_ADAPTER parameter: 
set_clock_groups -logically_exclusive -group [get_clocks "*|iopll_tx_outclk0"] -group [get_clocks "*|iopll_tx_outclk3"] 

set_clock_groups -logically_exclusive -group [get_clocks "*|iopll_tx_outclk0"] -group [get_clocks "*|iopll_tx_outclk2"]  

set_clock_groups -logically_exclusive -group [get_clocks "*|iopll_tx_outclk2"] -group [get_clocks "*|iopll_tx_outclk3"] 

create_clock -name {csr_clk} -period 10.000 (note: period should be as per actual clock used) 
set_clock_groups -exclusive -group csr_clk 

create_clock -name {gmii8b_tx_clkin} -period 8.000 ( note: for 2.5G replace 8.00ns with 3.2ns)  
set_clock_groups -logically_exclusive -group [get_clocks {gmii8b_tx_clkin}] -group [get_clocks {intel_mge_phy_0|iopll_tx_outclk2}]
 
set_clock_groups -logically_exclusive -group [get_clocks {gmii8b_tx_clkin}] -group [get_clocks {intel_mge_phy_0|iopll_tx_outclk3}] 

 set_clock_groups -logically_exclusive -group [get_clocks {gmii8b_tx_clkin}] -group [get_clocks {intel_mge_phy_0|iopll_tx_outclk0}]
Level Two Title