AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 790711
Date 2/12/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.17. D-State Status

The D-State Status register (D-State STS) allows application to read the D-State value of each function from the HIP.