Visible to Intel only — GUID: sss1432869089964
Ixiasoft
Visible to Intel only — GUID: sss1432869089964
Ixiasoft
1. Remote Update Intel® FPGA IP User Guide
Updated for: |
---|
Intel® Quartus® Prime Design Suite 19.4 |
IP Version 19.1.0 |
The Remote Update Intel® FPGA IP core implements a device reconfiguration using dedicated remote system upgrade circuitry available in supported devices. Remote system upgrade helps you deliver feature enhancements and bug fixes without recalling your product, reduces time-to-market, and extends product life. The Remote Update Intel® FPGA IP core commands the configuration circuitry to start a reconfiguration cycle.
The dedicated circuitry performs error detection during and after the configuration process. When the dedicated circuitry detects errors, the circuitry facilitates system recovery by reverting back to a safe, default factory configuration image and then provides error status information.
The following figures shows a functional diagram for a typical remote system upgrade process.
- 10 MHz—for Arria® II and Stratix® IV devices
- 20 MHz—for other supported devices
Section Content
Release Information for Remote Update Intel FPGA IP
Avalon Memory-Mapped Interface in Remote Update Intel FPGA IP
Arria 10 and Cyclone 10 GX Devices
Arria II, Arria V, Cyclone V, Stratix IV, and Stratix V Devices
Cyclone IV and Intel Cyclone 10 LP Devices
Flash Memory Programming Files
Design Examples
Remote Update Intel FPGA IP User Guide Archives
Document Revision History for the Remote Update Intel FPGA IP User Guide