Visible to Intel only — GUID: sss1459819805488
Ixiasoft
1.1. Release Information for Remote Update Intel® FPGA IP
1.2. Avalon® Memory-Mapped Interface in Remote Update Intel® FPGA IP
1.3. Arria® 10 and Cyclone® 10 GX Devices
1.4. Arria II, Arria V, Cyclone V, Stratix IV, and Stratix V Devices
1.5. Cyclone IV and Intel Cyclone 10 LP Devices
1.6. Flash Memory Programming Files
1.7. Design Examples
1.8. Remote Update Intel® FPGA IP User Guide Archives
1.9. Document Revision History for the Remote Update Intel® FPGA IP User Guide
Visible to Intel only — GUID: sss1459819805488
Ixiasoft
1.5.8. Enabling Remote System Upgrade Circuitry
To enable remote update in the compiler settings of the project, perform the following steps:
- On the Assignments menu, click Device.
- In the Settings dialog box, Click Device and Pin Options.
- In the Device and Pin Options dialog box , click the Configuration tab.
- From the Configuration Mode list, select Remote.
- Click OK.
- In the Settings dialog box, click OK.