Visible to Intel only — GUID: sam1403482514368
Ixiasoft
Visible to Intel only — GUID: sam1403482514368
Ixiasoft
IOPLL Parameter Values for External PLL Mode
Parameter | outclk0 (Connects as lvds_clk[0] to the ext_fclk port of LVDS SERDES IP transmitter or receiver) |
outclk1 (Connects as loaden[0] to the ext_loaden port of LVDS SERDES IP transmitter or receiver) |
outclk2 (Used as the core clock for the parallel data registers for both transmitter and receiver, and connects to the ext_coreclock port of LVDS SERDES IP) |
---|---|---|---|
Frequency | data rate |
data rate/serialization factor |
data rate/serialization factor |
Phase shift | 180° |
[(deserialization factor – 1)/deserialization factor] × 360° |
0° |
Duty cycle | 50% |
100/serialization factor | 50% |
The calculations for phase shift, using the RSKM equation, assume that the input clock and serial data are edge aligned. Introducing a phase shift of 180° to sampling clock (outclk0) ensures that the input data is center-aligned with respect to the outclk0, as shown in the following figure.
Parameter | outclk0 (Connects as lvds_clk[0] to the ext_fclk port of LVDS SERDES IP transmitter or receiver) |
outclk1 (Connects as loaden[0] to the ext_loaden port of LVDS SERDES IP transmitter or receiver) Not required for the soft-CDR receiver. |
outclk2 (Used as the core clock for the parallel data registers for both transmitter and receiver, and connects to the ext_coreclock port of LVDS SERDES IP) |
VCO Frequency (Connects as phout[7:0] to the ext_vcoph[7:0] port of LVDS SERDES IP) |
---|---|---|---|---|
Frequency | data rate |
data rate/serialization factor |
data rate/serialization factor |
data rate |
Phase shift | 180° |
[(deserialization factor – 1)/deserialization factor] × 360° |
0° |
— |
Duty cycle | 50% |
100/serialization factor | 50% |
— |
Parameter | outclk0 (Connects as lvds_clk[0] to the ext_fclk port of LVDS SERDES IP receiver) |
outclk1 (Connects as loaden[0] to the ext_loaden port of LVDS SERDES IP receiver) Not required for the soft-CDR receiver. |
outclk4 (Used as the core clock for the parallel data registers for both transmitter and receiver, and connects to the ext_coreclock port of LVDS SERDES IP) |
VCO Frequency (Connects as phout[7:0] to the ext_vcoph[7:0] port of LVDS SERDES IP) |
---|---|---|---|---|
outclk2 (Connects as lvds_clk[1] to the ext_fclk port of LVDS SERDES IP transmitter) |
outclk3 (Connects as loaden[1] to the ext_loaden port of LVDS SERDES IP transmitter) |
|||
Frequency | data rate |
data rate/serialization factor |
data rate/serialization factor |
data rate |
Phase shift | 180° |
[(deserialization factor – 1)/deserialization factor] × 360° |
0° |
— |
Duty cycle | 50% |
100/serialization factor | 50% |
— |