Visible to Intel only — GUID: sam1412833639734
Ixiasoft
Visible to Intel only — GUID: sam1412833639734
Ixiasoft
Receiver Input Clock Parameters Setup
You can specify the inclock to rx_in phase relationship value in the Desired receiver inclock phase shift (degrees) parameter setting. The value must be evenly divisible by 45. If the value is not divisible by 45, the actual phase shift appears in the Actual receiver inclock phase shift (degrees) parameter setting.
Edge-Aligned inclock to rx_in
For rising inclock edge-aligned to the rx_in data, specify 0° as the desired receiver clock phase shift. Specifying 0° phase shift sets the PLL with the required phase shift from fast_clock to center it at the SERDES receiver.
The phase shift you specify is relative to the fast_clock, which operates at the serial data rate. Use phase shift values between 0° and 360° to specify the rising edge of the inclock within a single bit period. If you specify phase shift values greater than 360°, the MSB location within the parallel data changes.
This equation determines the maximum phase shift value: (Number of fast_clock periods per inclock period x 360) – 1.
Center-Aligned inclock to rx_in
To specify a center-aligned relationship between inclock and rx_in, specify a 180° phase shift.
The inclock to rx_in phase shift relationship you specify is independent of the inclock frequency.
To specify a center-aligned DDR inclock to rx_in relationship, specify a 180° phase shift.