Visible to Intel only — GUID: sam1412833682095
Ixiasoft
Release Information
LVDS SERDES Intel® FPGA IP Features
LVDS SERDES IP Core Functional Modes
LVDS SERDES IP Core Functional Description
LVDS SERDES IP Initialization and Reset
LVDS SERDES Intel® FPGA IP Signals
LVDS SERDES Intel® FPGA IP Parameter Settings
LVDS SERDES Intel® FPGA IP Timing
LVDS SERDES Intel® FPGA IP Design Examples
Additional LVDS SERDES IP Core References
LVDS SERDES Intel® FPGA IP User Guide Archives
Document Revision History for LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
Visible to Intel only — GUID: sam1412833682095
Ixiasoft
Comparison of LVDS SERDES IP Core with Stratix® V SERDES
The LVDS SERDES IP core has similar features to the Stratix® V SERDES. The key differences are the clock network and the ubiquitous RX and TX resource in LVDS I/O banks.
Features | Intel® Arria® 10/ Intel® Cyclone® 10 GX Devices | Stratix® V Devices |
---|---|---|
Operation Frequency Range | 150 MHz - 1.6 GHz1 | |
Serialization/Deserialization Factors | 3 to 10 | |
Regular DPA and non-DPA mode | Supported | |
Clock Forwarding for Soft-CDR | Supported | |
RX Resource | Every I/O pair (Every two I/O pairs for CDR) |
Every two I/O pairs on every side without HSSI transceivers |
TX Resource | Every I/O pair | Every two I/O pairs every side without HSSI transceivers |
PLL Resource | TX channels can span three adjacent banks, driven by the IOPLL in the middle bank. RX channels are driven by the IOPLL in the same bank. |
RX and TX channels placed on one edge can be driven by the corner or center PLL. |
Number of DPA Clock Phase | 8 | |
I/O Standard | True LVDS | True LVDS, pseudo-differential output |
1 The supported operation frequency range depends on the device, speed grade, and SERDES factor. Refer to the relevant device datasheet.