Visible to Intel only — GUID: grn1551901787884
Ixiasoft
Visible to Intel only — GUID: grn1551901787884
Ixiasoft
20. Power Management for Agilex™ 7 FPGAs and SoCs
The Agilex™ 7 FPGAs and SoCs achieve up to 40% total power reduction compared to the previous generation Stratix® 10 FPGAs.
To achieve the total power reduction, the Agilex™ 7 FPGAs and SoCs capitalizes on:
- Advanced Intel® 10-nm SuperFin or Intel® 7 technology
- Second generation Hyperflex® core architecture
- Other power reduction techniques such as power island and power gating
Device Type | Series | Designation | Description |
---|---|---|---|
SmartVID | F-Series I-Series M-Series |
-V |
|
Fixed voltage | F-Series | -F |
|
The power island and power gating feature powers down unused resources in Agilex™ 7 devices to reduce static power consumption. During configuration, the Quartus® Prime software automatically powers down specific unused resources such as the DSP or M20K blocks.
Furthermore, Agilex™ 7 devices feature industry-leading low power transceivers and include a number of hard IP blocks. The hard IP blocks not only reduce logic resources utilization but also deliver substantial power savings compared to soft implementations. The hard IP blocks generally consume up to 50% less power than equivalent soft logic implementations.