Visible to Intel only — GUID: blc1551901783534
Ixiasoft
1. Overview of the Agilex™ 7 FPGAs and SoCs
2. Agilex™ 7 FPGAs and SoCs Family Plan
3. Second Generation Hyperflex® Core Architecture
4. Adaptive Logic Module in Agilex™ 7 FPGAs and SoCs
5. Internal Embedded Memory in Agilex™ 7 FPGAs and SoCs
6. Variable-Precision DSP in Agilex™ 7 FPGAs and SoCs
7. Core Clock Network in Agilex™ 7 FPGAs and SoCs
8. General Purpose I/Os in Agilex™ 7 FPGAs and SoCs
9. I/O PLLs in Agilex™ 7 FPGAs and SoCs
10. External Memory Interface in Agilex™ 7 FPGAs and SoCs
11. Hard Processor System in Agilex™ 7 SoCs
12. Heterogeneous 3D SiP Transceivers in Agilex™ 7 FPGAs and SoCs
13. Heterogeneous 3D Stacked HBM2E DRAM Memory in Agilex™ 7 FPGAs and SoCs M-Series
14. High-Performance Crypto Blocks in Agilex™ 7 FPGAs and SoCs F-Series and I-Series
15. Configuration via Protocol Using PCIe* for Agilex™ 7 FPGAs and SoCs
16. Device Configuration and the SDM in Agilex™ 7 FPGAs and SoCs
17. Partial and Dynamic Configuration of Agilex™ 7 FPGAs and SoCs
18. Device Security for Agilex™ 7 FPGAs and SoCs
19. SEU Error Detection and Correction in Agilex™ 7 FPGAs and SoCs
20. Power Management for Agilex™ 7 FPGAs and SoCs
21. Software and Tools for Agilex™ 7 FPGAs and SoCs
22. Revision History for the Agilex™ 7 FPGAs and SoCs Device Overview
Visible to Intel only — GUID: blc1551901783534
Ixiasoft
12.1. E-Tile Transceivers
The E-Tile transceivers provide continuous data rates from 1 Gbps to 28.9 Gbps NRZ and 2 Gbps to 58 Gbps PAM4. For longer-reach backplane driving applications, the E-Tile transceivers use advanced adaptive equalization circuits to equalize system loss.
All E-Tile transceiver channels are equipped with these blocks:
- Dedicated PMA—provides primary interfacing capabilities to physical channels
- Hardened PCS—typically handles encoding and decoding, word alignment, and other preprocessing functions before transferring data to the FPGA core fabric
A single PMA–PCS channel with independent clock domains forms each transceiver within the transceiver tile. Using a highly configurable clock distribution network, you can configure various bonded and non-bonded data rate within each transceiver bank and within each transceiver tile.