2.1. Agilex™ 7 FPGAs and SoCs F-Series

Agilex™ 7 FPGAs and SoCs Device Overview

Download PDF

ID 683458

Date 10/09/2024

Version current

Public

Visible to Intel only — GUID: ozp1629734359739

Ixiasoft

Table 4. F-Series FPGA Family Plan—Core FeaturesThe values in this table are maximum resources or performance.
Device	Logic Element	Adaptive Logic Module	eSRAM		M20K		MLAB		DSP		Crypto Block
Device	Logic Element	Adaptive Logic Module	Count	Size (Mb)	Count	Size (Mb)	Count	Size (Mb)	Count	18×19 Multiplier	Crypto Block
AGF 006	573,480	194,400	—	—	2,844	56	9,720	6	1,640	3,280	—
AGF 008	764,640	259,200	—	—	3,792	74	12,960	8	2,296	4,592	—
AGF 012	1,178,525	399,500	2	36	5,900	115	19,975	12	3,743	7,486	—
AGF 014	1,437,240	487,200	2	36	7,110	139	24,360	15	4,510	9,020	—
AGF 019	1,918,975	650,500	1	18	8,500	166	35,525	20	1,354	2,708	2
AGF 023	2,308,080	782,400	1	18	10,464	204	39,120	24	1,640	3,280	2
AGF 022	2,208,075	748,500	—	—	10,900	212	37,425	23	6,250	12,500	—
AGF 027	2,692,760	912,800	—	—	13,272	259	45,640	28	8,528	17,056	—

Table 5. F-Series FPGA Family Plan—Transceivers and HPSThe values in this table are maximum resources or performance.
Device	F-Tile				P-Tile	E-Tile			HPS Option
	FGT Transceiver Channel ⁵		Ethernet Block ⁶	PCIe* Controller ⁷	PCIe* Controller ⁷	Transceiver Channel ⁸		Ethernet Block ⁹
	32 Gbps NRZ	58 Gbps PAM4	Ethernet Block ⁶	PCIe* Controller ⁷	PCIe* Controller ⁷	28.9 Gbps NRZ	58 Gbps PAM4	Ethernet Block ⁹
AGF 006	32	24	2	2	—	—	—	—	Yes
AGF 008	32	24	2	2	—	—	—	—	Yes
AGF 012	32	24	2	2	1	16	8	4	Yes
AGF 014	32	24	2	2	1	16	8	4	Yes
AGF 019	64	48	4	4	2	24	12	4	Yes
AGF 023	64	48	4	4	2	24	12	4	Yes
AGF 022	64	48	4	4	2	24	12	4	Yes
AGF 027	64	48	4	4	2	24	12	4	Yes

Table 6. F-Series FPGA Packages with F-TileTable reading example: In package 1546A of AGF 006, there are 384 GPIOs, of which, 192 are LVDS. There are two F-Tiles supporting a maximum total of 32× 32 Gbps NRZ or 24× 58 Gbps PAM4.
Device	Package (Grid Array: Hexagonal)
	1546A (37.5 mm × 34 mm) 0.92 mm pitch				2340A (45 mm × 42 mm) 0.92 mm pitch						3184C (56 mm × 45 mm) 0.92 mm pitch
	GPIO	LVDS	F-Tile ×2		GPIO	LVDS	F-Tile ×2 ¹⁰		F-Tile ×1 ¹¹		GPIO	LVDS	F-Tile ×4
	GPIO	LVDS	32 Gbps NRZ	58 Gbps PAM4	GPIO	LVDS	32 Gbps NRZ	58 Gbps PAM4	32 Gbps NRZ	58 Gbps PAM4	GPIO	LVDS	32 Gbps NRZ	58 Gbps PAM4
AGF 006	384	192	32	24	576	288	32	24	16	12	—	—	—	—
AGF 008	384	192	32	24	576	288	32	24	16	12	—	—	—	—
AGF 012	—	—	—	—	744	372	32	24	16	12	—	—	—	—
AGF 014	—	—	—	—	744	372	32	24	16	12	—	—	—	—
AGF 019	—	—	—	—	480	240	32	24	—	—	480	240	64	48
AGF 023	—	—	—	—	480	240	32	24	—	—	480	240	64	48
AGF 022	—	—	—	—	744	372	32	24	—	—	720	360	64	48
AGF 027	—	—	—	—	744	372	32	24	—	—	720	360	64	48

Table 7. F-Series FPGA Packages with P-Tile and E-TileTable reading example: In package 2581A of AGF 019, there are 480 GPIOs, of which, 240 are LVDS. There is one E-Tile supporting a maximum of 24× 28.9 Gbps NRZ or 12× 58 Gbps PAM4. There are two P-Tiles supporting a maximum total of 32× PCIe* at up to 16 Gbps per lane.
Device	Package (Grid Array: Hexagonal)
	2486A (55 mm × 42.5 mm) 1.0 mm pitch					2581A (52.5 mm × 40.5 mm) 0.92 mm or 0.94 mm pitch
	GPIO	LVDS	E-Tile ×1		P-Tile ×1	GPIO	LVDS	E-Tile ×1		P-Tile ×2
	GPIO	LVDS	28.9 Gbps NRZ	58 Gbps PAM4	16 Gbps PCIe*	GPIO	LVDS	28.9 Gbps NRZ	58 Gbps PAM4	16 Gbps PCIe*
AGF 006	—	—	—	—	—	—	—	—	—	—
AGF 008	—	—	—	—	—	—	—	—	—	—
AGF 012	768	384	16	8	16	—	—	—	—	—
AGF 014	768	384	16	8	16	—	—	—	—	—
AGF 019	—	—	—	—	—	480	240	24	12	32
AGF 023	—	—	—	—	—	480	240	24	12	32
AGF 022	—	—	—	—	—	624	312	24	12	32
AGF 027	—	—	—	—	—	624	312	24	12	32

⁵ Maximum F-Tile general purpose transceiver (FGT) RS and KP FEC NRZ up to 32 Gbps, or PAM4 up to 58 Gbps.

⁶ Maximum 10, 25, 40, 50, 100, 200, or 400 GbE MAC and FEC hard IP blocks.

⁷ Maximum PCIe* hard IP blocks ( PCIe* 4.0 ×16) or bifurcatable two PCIe* 4.0 ×8 (EP) or four PCIe* 4.0 ×4 (RP).

⁸ Maximum RS and KP FEC NRZ up to 28.9 Gbps, or PAM4 up to 58 Gbps.

⁹ Maximum 100 GbE MAC and FEC hard IP blocks

¹⁰ Applicable to package code R24C only.

¹¹ Applicable to package code R24D only.