Visible to Intel only — GUID: beg1540818915062
Ixiasoft
1. Quick Start Guide
2. Detailed Description for Stratix® 10 H-tile and L-tile Serial Lite III Streaming Standard Clocking Mode Design Example
3. Detailed Description for Stratix® 10 H-tile and L-tile Serial Lite III Streaming Advanced Clocking Mode Design Example
4. Detailed Description for Stratix® 10 E-tile Serial Lite III Streaming Standard Clocking Mode Design Example
5. Detailed Description for Stratix® 10 E-tile Serial Lite III Streaming Advanced Clocking Mode Design Example
6. Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide Archives
7. Document Revision History for Serial Lite III Streaming Stratix® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: beg1540818915062
Ixiasoft
4.1. Features
Features for Standard Clocking Mode design example includes:
- Support for up to 12 lanes for 17.4 Gbps and 4 lanes for 28 Gbps transceiver data rate
- Support for duplex transmission mode
- Traffic checker for data verification and lane de-skew verification
- Support for CRC error injection using Nios® V processor
- Slave test mode for master and slave testing