Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

RTL_SDC_FILE

Associates a Synopsys Design Constraint File (.sdc) based on RTL names with this project or an entity.

Type

File name

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

The value of this assignment is case sensitive.

Syntax

set_global_assignment -name RTL_SDC_FILE -entity <entity name> <value>
set_global_assignment -name RTL_SDC_FILE <value>