Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

ENABLE_VERILOG_NETLIST_READER

Verific fast netlist reader is used to read the structural Verilog netlist

Type

Boolean

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Syntax

set_global_assignment -name ENABLE_VERILOG_NETLIST_READER <value>

Default Value

Off