Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

TIMING_ANALYZER_DO_REPORT_TIMING

Directs the Timing Analyzer to report the worst-case path per clock domain and analysis.

Old Name

TIMEQUEST_DO_REPORT_TIMING

Type

Boolean

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

None

Syntax

set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING <value>

Default Value

Off