Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

STATE_MACHINE_PROCESSING

Specifies the processing style used to compile a state machine. You can use your own 'User-Encoded' style, or select 'One-Hot', 'Minimal Bits', 'Gray', 'Johnson', 'Sequential' or 'Auto' (Compiler-selected) encoding.

Type

Enumeration

Values

  • Auto
  • Gray
  • Johnson
  • Minimal Bits
  • One-Hot
  • Sequential
  • User-Encoded

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

Syntax

set_global_assignment -name STATE_MACHINE_PROCESSING -entity <entity name> <value>
set_instance_assignment -name STATE_MACHINE_PROCESSING -to <to> -entity <entity name> <value>
set_global_assignment -name STATE_MACHINE_PROCESSING <value>

Default Value

Auto

Example

set_global_assignment -name state_machine_processing "one-hot"
set_instance_assignment -name state_machine_processing "one-hot" -to foo

See Also

Extract Verilog State Machines Extract VHDL State Machines