LVDS SERDES Transmitter / Receiver IP Cores User Guide

ID 683062
Date 12/15/2017
Public
Document Table of Contents

1.1. Features

Table 1.   ALTLVDS_TX and ALTLVDS_RX Features

This table lists the features of the ALTLVDS_TX and ALTLVDS_RX IP cores.

Note: The ALTLVDS_TX and ALTLVDS_RX IP cores are not available for the Intel® Stratix® 10, Intel® Arria® 10, and Intel® Cyclone® 10 GX device families. For Intel® Stratix® 10, Intel® Arria® 10, and Intel® Cyclone® 10 GX devices, use the Intel® FPGA LVDS SERDES core.
IP Core Features Supported devices
ALTLVDS_TX and ALTLVDS_RX Parameterizable data channel widths All Stratix® , Arria® , and Cyclone® series devices.
Parameterizable serializer/deserializer (SERDES) factors
Registered input and output ports
Support for external phase-locked loops (PLL)
PLLs sharing between transmitters and receivers
PLL control signals
ALTLVDS_RX Only Dynamic phase alignment (DPA) mode support1 All Stratix® and Arria® series devices.
Soft clock data recovery (CDR) mode support2
DPA PLL calibration support1 All Stratix® series devices.
Note: Intel recommends implementing the Bus LVDS (BLVDS) I/O with user logic, instead of the ALTLVDS_TX and ALTLVDS_RX IP cores.
1 DPA is available starting from Stratix GX onwards. The first generation Stratix device family does not support DPA.
2 CDR is not available in the first generation Stratix device family and the Stratix II device family. However, soft-CDR is available in all other Stratix series including Stratix GX and Stratix II GX..