Visible to Intel only — GUID: uiv1708311938566
Ixiasoft
Visible to Intel only — GUID: uiv1708311938566
Ixiasoft
1.2.1. Design Example Parameters
Parameter | Description |
---|---|
Select Design | Available example designs for the IP parameter settings. Single Instance of IP Core: Example design instantiates a single instance of the IP. |
Example Design Files | The files to generate for the different development phase.
|
Generate File Format | The format of the RTL files for simulation—Verilog or VHDL. |
Select Board | Provides supports for various development kits listed. The details of Intel FPGA development kits can be found on the Intel FPGA website. If this menu is greyed out, it is because no board is supported for the options selected such as synthesis checked off. If an Intel FPGA development board is selected, the Target Device used for generation will be the one that matches the device on the development kit. Agilex 7 Transceiver Signal Integrity Development Kit (Production): This option allows you to test the design example on the selected Intel FPGA IP development kit. This option automatically selects the Target Device to match the device on the Intel FPGA IP development kit. If your board revision has a different device grade, you can change the target device. None: This option excludes the hardware aspects for the design example. |