Visible to Intel only — GUID: vmo1687883612990
Ixiasoft
1. Agilex™ 5 Power Distribution Network Design Guidelines Overview
2. Power Delivery Overview
3. Board Power Delivery Network Recommendations
4. Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails
5. PCB PDN Design Guideline for Unused GTS Transceiver
6. PCB Voltage Regulator Recommendation for PCB Power Rails
7. Board Power Delivery Network Simulations
8. Agilex™ 5 Device Family PDN Design Summary
9. Document Revision History for the Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: vmo1687883612990
Ixiasoft
2.1.2.2. Recommended Power Tree for the Agilex™ 5 E-Series and D-Series Devices with Non-SmartVID and GTS Transceiver in the Device Packages
Figure 2. Recommended Agilex™ 5 E-Series and D-Series Devices Power Tree with Non-SmartVID for Engineering Sample (ES) Devices This power tree demonstrates the recommended FPGA PCB power rails grouping. You can use any recommended voltage regulators listed in the FPGA Core Fabric VCC Voltage Regulator Selection section.
- This block diagram is applicable for the Agilex™ 5 E-Series and D-Series ES devices with Non-SmartVID and GTS Transceiver in the package.
- All power rails with naming _GTS refer to the GTS transceiver power rails.