Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs

ID 813963
Date 11/21/2024
Public
Document Table of Contents

9. Document Revision History for the Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs

Document Version Changes
2024.11.21 Corrected mentions of voltage rail P1V8_GR2b to P1V9_GR2a in Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails.
2024.07.08
  • Updated the list of packages for D-Series in Table: Device Guidelines Status for Agilex™ 5 Devices.
  • Updated the list of package power rails and notes in Table: Agilex™ 5 Device Family Transient and Step Load Specifications at Package Pin.
  • Updated the device column in Table: Agilex™ 5 device FPGA Decoupling Capacitors Summary.
  • Updated Load Line Requirements.
  • Removed information about the reference stackup used in the PDN design guideline and FPGA decoupling capacitors extraction in Board Power Delivery Network Simulations.
  • Updated Figure: Time Domain PDN Test Bench Example for Agilex™ 5 A5E065B VCC+VCCP.
  • Made editorial edits throughout the document.
2024.04.01 Initial release.