Visible to Intel only — GUID: sat1687898477633
Ixiasoft
1. Power Distribution Network Design Guidelines
2. Power Delivery Overview
3. Board Power Delivery Network Recommendations
4. Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails
5. PCB PDN Design Guideline for Unused GTS Transceiver
6. PCB Voltage Regulator Recommendation for PCB Power Rails
7. Board Power Delivery Network Simulations
8. Agilex™ 5 Device Family PDN Design Summary
9. Document Revision History for the Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: sat1687898477633
Ixiasoft
9. Document Revision History for the Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs
Document Version | Changes |
---|---|
2024.11.21 | Corrected mentions of voltage rail P1V8_GR2b to P1V9_GR2a in Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails. |
2024.07.08 |
|
2024.04.01 | Initial release. |