Visible to Intel only — GUID: cpi1687888894030
Ixiasoft
1. Power Distribution Network Design Guidelines
2. Power Delivery Overview
3. Board Power Delivery Network Recommendations
4. Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails
5. PCB PDN Design Guideline for Unused GTS Transceiver
6. PCB Voltage Regulator Recommendation for PCB Power Rails
7. Board Power Delivery Network Simulations
8. Agilex™ 5 Device Family PDN Design Summary
9. Document Revision History for the Power Distribution Network Design Guidelines: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: cpi1687888894030
Ixiasoft
2.4.2. Agilex™ 5 GTS Transceiver Board-Level Decoupling Capacitors Summary
The following table shows the PCB recommended FPGA decoupling capacitor requirement for the Agilex™ 5 device packages GTS transceiver.
Device | Agilex™ 5 Power and Thermal Calculator (PTC) Rail Name | Bottom-side Capacitors |
FPGA Periphery Capacitors |
Notes |
---|---|---|---|---|
FPGA/GTS | VCC_HSSI | 1x 10µF 0402 | 1x 10µF 0402 | Per transceiver bank |
FPGA/GTS | VCCERT_GTS | 1x 10µF 0402 | 1x 47µF 0805 | Per transceiver bank |
FPGA/GTS | VCCEHT_GTS | 1x 10µF 0402 | — | Per transceiver bank |