Nios® V Embedded Processor Design Handbook

ID 726952
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.4.2. Nios® V/m Processor Example Design

The example design is a “Hello World” program. The complete system is built using the IP blocks in the following table and shown in the following figure:

Table 2.  Example Design Component Description
Components Description
Nios® V/m Processor Intel® FPGA IP Runs application by executing instructions.
JTAG UART Intel® FPGA IP Enables serial character communication between Nios® V/m processor and host computer.
On-Chip Memory Intel® FPGA IP Stores data and instructions.
Figure 1.  Nios® V/m Example Design Block Diagram

Before building and running an application on Nios® V/m processor, you must compile and configure the correct hardware design on the FPGA. The example design provided was configured to run on the Intel Arria® 10 SoC Development Kit.

Note: You can modify the provided design to target your desired board by configuring the target device setting in the provided top.qsf and create_qsys.tcl file, and clock pin setting in the top.qsf file. For more information, refer to Generating the Nios V/m Processor Example Design System in Platform Designer.