Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 7/30/2024
Public
Document Table of Contents

1.1. Terms and Acronyms

Table 1.  Acronyms
Term Definition
API Application Programming Interface
ATT Address Translation Table
Avalon® -ST (or AVST) Avalon® Streaming Interface
Avalon® -MM (or AVMM) Avalon® Memory-Mapped Interface
BAS Bursting Avalon-MM Slave
BAM Bursting Avalon-MM Master
CvP Configuration via Protocol
D2H Device-to-Host
D2HDM Device-to-Host Data Mover
DMA Direct Memory Access
DPDK Data Path Development Kit
EOF End of a File (or packet) for streaming
EP End Point
FAE Field Applications Engineer
FLR Functional Level Reset
File (or Packet) A group of descriptors defined by SOF and EOF bits of the descriptor for the streaming. At Avalon-ST user interface, a file (or packet) is marked by means of sof/eof.
GCSR General Control and Status Register
Gen1 PCIe 1.0
Gen2 PCIe 2.0
Gen3 PCIe 3.0
Gen4 PCIe 4.0
Gen5 PCIe 5.0
H2DDM Host-to-Device Data Mover
H2D Host-to-Device
HIP Hard IP
HIDX Queue Head Index (pointer)
IMMWR Immediate Write Operation
IP Intellectual Property
MCDMA Multi Channel Direct Memory Access
MRRS Maximum Read Request Size
MSI-X Message Signaled Interrupt - Extended
MSI Message Signaled Interrupt
PBA Pending Bit Array
PD Packet Descriptor
PCIe* Peripheral Component Interconnect Express ( PCI Express* )
PIO Programmed Input/Output
PMD Poll Mode Driver
QCSR Queue Control and Status register
QID Queue Identification
RP Root Port
SOF Start of a File (or packet) for streaming
SR-IOV Single Root I/O Virtualization
TLP Transaction Layer Packet
TIDX Queue Tail Index (pointer)