AN 522: Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families

Download PDF
ID 683803
Date 7/31/2018
Public
Document Table of Contents
Document Table of Contents x
Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families
Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families x
BLVDS Overview BLVDS Technology in Intel Devices BLVDS Power Consumption BLVDS Design Example Performance Analysis Document Revision History for AN 522: Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families
BLVDS Overview x
Design Considerations Effective Impedance Propagation Delay
BLVDS Technology in Intel Devices x
I/O Standards for BLVDS Interface in Intel FPGA Devices
BLVDS Design Example x
Design Example Guidelines for Intel® Stratix® 10 Devices Design Example Guidelines for Intel® Arria® 10 Devices Design Example Guidelines for Intel® MAX® 10 Devices Design Example Guidelines for All Supported Devices Except Intel® Arria® 10, Intel® Cyclone® 10 GX, and Intel® MAX® 10
Performance Analysis x
System Setup Bus Termination Stub Length Stub Termination Driver Slew Rate Overall System Performance
Implementing Bus LVDS Interface in Supported Intel® FPGA Device Families

BLVDS Technology in Intel Devices

In supported Intel devices, the BLVDS interface is supported in any row or column I/O banks that are powered by a VCCIO of 1.8 V ( Intel® Arria® 10 and Intel® Cyclone® 10 GX devices) or 2.5 V (other supported devices). In these I/O banks, the interface is supported on the differential I/O pins but not on the dedicated clock input or clock output pins. However, in Intel® Arria® 10 and Intel® Cyclone® 10 GX devices, the BLVDS interface is supported on dedicated clock pins that are used as general I/Os.
  • The BLVDS transmitter uses two single-ended output buffers with the second output buffer programmed as inverted.
  • The BLVDS receiver uses a dedicated LVDS input buffer.
Figure 4. BLVDS I/O Buffers in the Supported Devices


Use different input or output buffers depending on the application type:

  • Multidrop application—use the input or output buffer depending on whether the device is intended for driver or receiver operation.
  • Multipoint application—the output buffer and input buffer shares the same I/O pins. You require an output enable (oe) signal to tri-state the LVDS output buffer when it is not sending signals.
    • Do not enable the on-chip series termination (RS OCT) for the output buffer.
    • Use external resistors at the output buffers to provide impedance matching to the stub on the plug-in card.
    • Do not enable the on-chip differential termination (RD OCT) for the differential input buffer because the bus termination is usually implemented using the external termination resistors at both ends of the bus.

Section Content
I/O Standards for BLVDS Interface in Intel FPGA Devices

Level Two Title