Visible to Intel only — GUID: sam1412833550289
Ixiasoft
1. Stratix® 10 High-Speed LVDS I/O Overview
2. Stratix® 10 High-Speed LVDS I/O Architecture and Features
3. Stratix 10 High-Speed LVDS I/O Design Considerations
4. Stratix® 10 High-Speed LVDS I/O Implementation Guides
5. LVDS SERDES Intel® FPGA IP References
6. Stratix® 10 High-Speed LVDS I/O User Guide Archives
7. Document Revision History for the Stratix® 10 High-Speed LVDS I/O User Guide
3.1. PLLs and Clocking for Stratix® 10 Devices
3.2. Source-Synchronous Timing Budget
3.3. Guideline: LVDS SERDES IP Core Instantiation
3.4. Guideline: LVDS SERDES Pin Pairs for Soft-CDR Mode
3.5. Guideline: LVDS Transmitters and Receivers in the Same I/O Bank
3.6. Guideline: LVDS SERDES Limitation for Stratix® 10 GX 400, SX 400, and TX 400
3.1.1. Clocking Differential Transmitters
3.1.2. Clocking Differential Receivers
3.1.3. Guideline: LVDS Reference Clock Source
3.1.4. Guideline: Use PLLs in Integer PLL Mode for LVDS
3.1.5. Guideline: Use High-Speed Clock from PLL to Clock LVDS SERDES Only
3.1.6. Guideline: Pin Placement for Differential Channels
3.1.7. LVDS Interface with External PLL Mode
Visible to Intel only — GUID: sam1412833550289
Ixiasoft
4.1.4. LVDS SERDES IP Core Functional Description
You can configure each LVDS SERDES IP core channel as a receiver or a transmitter for a single differential I/O.
Each LVDS SERDES IP core channel contains a SERDES, a bitslip block, DPA circuitry for all modes, a high-speed clock tree (LVDS clock tree) and forwarded clock signal for soft-CDR mode. Therefore, an n-channel LVDS interface contains n-serdes_dpa blocks.
The I/O PLLs drive the LVDS clock tree, providing clocking signals to the LVDS SERDES IP core channel in the I/O bank.
Figure 33. LVDS SERDES Channel Diagram
Path | Block | Mode | Clock Domain |
---|---|---|---|
TX Data Path | Serializer | TX | LVDS |
RX Data Path | DPA |
|
DPA |
DPA FIFO | DPA-FIFO | LVDS–DPA domain crossing | |
|
|
LVDS | |
Soft CDR | DPA | ||
Clock Generation and Multiplexers | Local Clock Generator | Soft-CDR | Generates PCLK and load_enable in these modes |
SERDES Clock Multiplexers | All | Selects LVDS clock sources for all modes |