Visible to Intel only — GUID: eis1410768656072
Ixiasoft
1.1. Installing and Licensing Intel® FPGA IP Cores
1.2. Design Flow
1.3. Upgrading IP Cores
1.4. Floating-Point IP Cores General Features
1.5. IEEE-754 Standard for Floating-Point Arithmetic
1.6. Non-IEEE-754 Standard Format
1.7. Floating-Points IP Cores Output Latency
1.8. VHDL Component Declaration
1.9. VHDL LIBRARY-USE Declaration
3.1. Floating Point Functions IP Features
3.2. Floating Point Functions IP Output Latency
3.3. Floating Point Functions IP Target Frequency
3.4. Floating Point Functions IP Combined Target
3.5. Floating Point Functions IP Reset and Latency
3.6. Floating Point Functions IP Signals
3.7. Floating-Point Functions IP Parameters
Visible to Intel only — GUID: eis1410768656072
Ixiasoft
1.5.3. Rounding
The IEEE-754 standard defines four types of rounding, which are:
- Round to nearest with tie breaking to even
- Round-toward-zero
- Round-toward-positive-infinity
- Round-toward-negative-infinity
Intel floating-point IPs support only the most commonly used rounding, which is round to nearest with tie breaking to even (TO_NEAREST). With round to nearest with tie breaking to even, the IP rounds the result to the nearest floating-point number. If the result is exactly halfway between two floating-point numbers, the IP rounds the result so that the LSB becomes a zero, which is even.